



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/610,478	06/30/2003	Shekoufeh Qawami	ITL.1031US (P16767)	9348
21906	7590	06/07/2006	EXAMINER	
TROP PRUNER & HU, PC 1616 S. VOSS ROAD, SUITE 750 HOUSTON, TX 77057-2631				BATAILLE, PIERRE MICHE
ART UNIT		PAPER NUMBER		
				2186

DATE MAILED: 06/07/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/610,478	QAWAMI ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Pierre-Michel Bataille	2186	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 10 March 2006.

2a) This action is FINAL.                    2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-25 is/are pending in the application.

4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5) Claim(s) \_\_\_\_\_ is/are allowed.

6) Claim(s) 1-25 is/are rejected.

7) Claim(s) \_\_\_\_\_ is/are objected to.

8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All    b) Some \* c) None of:

1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) Notice of References Cited (PTO-892)

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
 Paper No(s)/Mail Date \_\_\_\_\_.

4) Interview Summary (PTO-413)  
 Paper No(s)/Mail Date. \_\_\_\_\_.

5) Notice of Informal Patent Application (PTO-152)

6) Other: \_\_\_\_\_.

***Response to Amendment***

1. The present Office Action is taken in response to applicant's communication filed March 10, 2006 responding to Non-Final Rejection dated December 15, 2005. Applicant's amendment and/or arguments have been considered with the results that follow.
2. Claims 1-25 are pending in the application under prosecution.

***Response to Arguments***

3. Applicant's arguments filed March 10, 2006 with respect to claims 1-25 have been fully considered but they are not persuasive.
4. Claims 1-17 and 22-25 stand rejected as being unpatentable under 35 U.S.C. 102(b) over US 5,784,331 (Lysinger) and claims 18-21 stand rejected as being unpatentable under 35 U.S.C. 103(a) over US 5,784,331 (Lysinger). Applicant argues that Lysinger fails to specifically teach simultaneous sensing of different word groups and a first address and a second address. However, Lysinger discloses parallel sensing of data at different addresses in memory. The detailed disclosure on lines 43-50 drawing Figure 9B feature a plurality of I/O groups with each having 16 bit line pairs and within each I/O group four column select signals from circuit 710 cause circuit 712 to sense in parallel the data in four addressed memory cells with each of the sensed bits of data stored in a respective storage register in the circuit 712.

Moreover, Figs. 9A and 9B illustrate how Lysinger's disclosure provides access to data where a first part of a second read cycle occurs in parallel with a second part of

a first read cycle. Specifically, Column 19, lines 56 to Column 20, line 9 teach: "... each read cycle of the memory device 50 is divided into two parts. The first part of the read cycle is the accessing of the addressed memory cells and the storage of the data contained in those cells in the storage registers of the sense amplifier and storage register circuit 112. The second part of the read cycle is the burst output of this data stored in the storage registers of the sense amplifier and storage register circuit 712. With the present invention, the first part of the second read cycle occurs in parallel with the second part of the first read cycle to thereby provide pipeline operation of the memory device 50. In other words, data stored in the storage registers of the sense amplifier and storage register circuit 712 during a first read cycle is burst out under control of the burst counter 714 while new address data is provided to the memory device 50 and decoded by the various circuits within the memory device."

Lysinger clearly discloses, as required in the claims, while data is burst counted out of the memory device at a rate defined by a second clock signal clock, access at another random data storage location within the memory device is occurring in parallel and equivalent to sensing a first word group from a first address of a memory while sensing a second word group from a second address.

In view of the above response and arguments, it is noted that applicant's arguments are not persuasive. Therefore, the rejection of claims 1-25 is maintained and repeated below. The applicant is invited to study, along with this response, US 6,920,534 (Dover), not relied upon which is considered pertinent to the patentability of the applicant's claimed invention, which teaches a system wherein a second request to

sense data comprises a request to sense critical data, the critical data for the second request may be sensed simultaneously, substantially simultaneously, or immediately following the sensing of critical data for a first request and wherein four words from each request may be performed simultaneously or substantially simultaneously because the memory sensing devices in each partition may handle four reads simultaneously or substantially simultaneously.

***Claim Rejections - 35 USC § 102***

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 1-17 and 22-25 are rejected under 35 U.S.C. 102(b) as being anticipated by US 5,784,331 (Lysinger).

With respect to claim 1 and 22, Lysinger discloses a method, comprising:  
sensing a first word group from a first address of a memory while sensing a second word group from a second address of the memory *[read cycle divided in two parts and in parallel, a first part accessing address memory cells at a faster burst count (Col. 19, Lines 52-57) while data is burst counted out of the memory device at the rate defined, access at another random location is occurring in parallel (Col. 20, Lines 9-13; Col. 4, Lines 15-27)].*

With respect to claim 8, Lysinger discloses sensing a first burst length of data equal to half of a sense width of a plurality of sense amplifiers of a memory [**sense amplifiers located in the block I/O circuitry for accessing a memory cell in the memory array 52 (Col. 1 9, Lines 52-57; Col. 1 6, Line 62 to Col. 1 7, Line 28)**], and sensing a second burst length of data equal to the half of the sense width at least partially during a latency before reading the first burst length of data [**while data is burst counted out of the memory device at the rate defined, access at another random location is occurring in parallel, Col. 20, Lines 9-1 3); Col. 17, Lines 5-38**].

With respect to claim 11, Lysinger discloses sensing a third burst length of data equal to the half of the sense width after sensing the first burst length [**Fig. 11; Col. 7, Line 56 to Col. 8, Line 2 (while data is burst counted out of the memory device at the rate defined, access at another random location is occurring in parallel, Col. 20, Lines 9-13; Col. 17, Lines 5-38)**].

With respect to claim 12, Lysinger discloses a method, comprising: sensing a first word group from a first address of a memory while sensing a second word group from a second address of the memory, a first latch to the first address and a second latch to the first address [**Fig. 10 and 12; (read cycle divided in two parts and in parallel, a first part accessing address memory cells at a faster burst count Col. 19, Lines 52-57) while data is burst counted out of the memory device at the rate defined, access at another random location is occurring in parallel, Col. 20, Lines 9-1 33; Col. 1 7, Lines 5-38**].

With respect to claims 2, 14, and 23, Lysinger discloses the method, wherein the first word is half as wide as a sense width of a sense array of group the memory [*Col. 19, Lines 52-57; Col. 16, Line 62 to Col. 17, Line 28*].

With respect to claims 3 and 9, Lysinger discloses the method synchronously reading the first word group and the second word group from the memory [*time sequences under control of burst counter and clock cycles (Col. 18, Line 38-61)*].

With respect to claim 4 and 24, Lysinger discloses separating a request for the first word group from a request for the second word group by a predetermined number of clock cycles [*a new burst started just prior to final selection stage, a new address is provided at any convenient time during time interval of the first read (Col. 18, Lines 38-54)*].

With respect to claim 5, Lysinger discloses the predetermined number equal to four [*timing sequences of predetermined number (Fig. 9B; Col. 18, Lines 38-54; Col. 16, Line 62 to Col. 17, Line 28)*].

With respect to claims 6 and 10, Lysinger discloses words of variable size wherein the first word group comprises four double words [*Fig. 9B; Col. 16, Line 62 to Col. 17, Line 28*].

With respect to claim 7, Lysinger discloses using a first latch to the first address and a second latch to the first address [*Fig. 10 and 12; Col. 17, Lines 5-38*].

With respect to claim 13, Lysinger discloses a first latency counter to track the latency of the first read operation [*Col. 17, Lines 3-35*].

With respect to claims 15-17, Lysinger discloses array to sense information in a first read operation and a second read operation, sensing of information are from a single initial address or a non-contiguous address of the memory [*Fig. 1 -2, and 10; Col. 4, Lines 47-63*].

With respect to claim 25, Lysinger discloses enabling the system to sense a third word group while the first word group is read [*while data is burst counted out of the memory device at the rate defined, access at another random location is occurring in parallel (Col. 20, Lines 9-13)*].

#### ***Claim Rejections - 35 USC § 103***

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

8. Claims 18-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 5,784,331 (Lysinger et al).

With respect to claim 18, Lysinger discloses a memory having a sense array to overlappingly sense a first word from a first address and a second word from a second address [*while data is burst counted out of the memory device at the rate defined, access at another random location is occurring in parallel (Col. 20, Lines 9-13; Col. 17, Lines 5-38)*]. Lysinger fails to specifically teach a dipole antenna coupled to the memory. However, such is not novel in the field of the art as, it is known to have connected memory with a dipole antenna to make use of the dipole high frequency to

transmit information stored in the memory section within its semiconductor chip to an external reader-writer. Therefore, one of ordinary skill in the art would have connect a dipole antenna to the memory to make use of the dipole high frequency to transmit information stored in the memory section within its semiconductor chip to an external reader-writer. A dipole antenna is operative to transmit radio frequency signals (RF) from integrated circuit chip to a controller and to receive incoming RF signals from an external RF source controller.

With respect to claims 19-21, Lysinger discloses a first latency counter to track a latency associated with a read operation, the sense array having a width twice the first word group, a first output buffer coupled to the first portion of the sense array [*Col. 4, Lines 28-42*].

### ***Conclusion***

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

US 6,920,534 (Dover) teaches a system wherein a second request to sense data comprises a request to sense critical data, the critical data for the second request may be sensed simultaneously, substantially simultaneously, or immediately following the sensing of critical data for a first request and wherein four words from each request may be performed simultaneously or substantially simultaneously because the memory sensing devices in each partition may handle four reads simultaneously or substantially simultaneously.

10. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pierre-Michel Bataille whose telephone number is (571) 272-4178. The examiner can normally be reached on Mon-Fri (8:00A to 4:30P).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew M. Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Pierre-Michel Bataille  
Primary Examiner  
Art Unit 2186

May 29, 2006

**PIERRE BATAILLE  
PRIMARY EXAMINER**